View AT49F2048A-90RI_1571195.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 soic (sop) 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 nc nc nc a7 a6 a5 a4 a3 a2 a1 a0 ce gnd oe i/o0 i/o8 i/o1 i/o9 i/o2 i/o10 i/o3 i/o11 reset we a8 a9 a10 a11 a12 a13 a14 a15 a16 byte gnd i/o15/a-1 i/o7 i/o14 i/o6 i/o13 i/o5 i/o12 i/o4 vcc tsop top view type 1 note: ?? denotes a white dot marked on the package. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 a15 a14 a13 a12 a11 a10 a9 a8 nc nc we reset nc nc nc nc nc a7 a6 a5 a4 a3 a2 a1 a16 byte gnd i/o15/a-1 i/o7 i/o14 i/o6 i/o13 i/o5 i/o12 i/o4 vcc i/o11 i/o3 i/o10 i/o2 i/o9 i/o1 i/o8 i/o0 oe gnd ce a0 features single-voltage operation ?5v read ? 5v reprogramming fast read access time ? 70 ns internal erase/program control sector architecture ? one 8k word (16k bytes) boot block with programming lockout ? two 4k word (8k bytes) parameter blocks ? one 112k word (224k bytes) main memory array block fast sector erase time ? 10 seconds byte-by-byte or word-by-word programming ? 50 s hardware data protection data polling for end of program detection low power dissipation ? 50 ma active current ? 100 a cmos standby current typical 10,000 write cycles description the at49f2048a is a 5-volt-only, 2-megabit flash memory organized as 262,144 words of 8 bits each or 128k words of 16 bits each. manufactured with atmel ? s 2-megabit (256k x 8/ 128k x 16) 5-volt only cmos flash memory at49f2048a rev. 1159f ? 04/01 (continued) pin configurations pin name function a0 - a16 addresses ce chip enable oe output enable we write enable reset reset i/o0 - i/o14 data inputs/outputs i/o15 (a-1) i/o15 (data input/output, word mode) a-1 (lsb address input, byte mode) byte selects byte or word mode nc no connect
2 at49f2048a advanced nonvolatile cmos technology, the device offers access times to 70 ns with power dissipation of just 275 mw. when deselected, the cmos standby current is less than 100 a. to allow for simple in-system reprogrammability, the at49f2048a does not require high input voltages for pro- gramming. five-volt-only commands determine the read and programming operation of the device. reading data out of the device is similar to reading from an eprom; it has standard ce , oe and we inputs to avoid bus connec- tion. reprogramming the at49f2048a is performed by first erasing a block of data and then programming on a byte- by-byte or word-by-word basis. the device is erased by executing the erase command sequence; the device internally controls the erase opera- tion. the memory is divided into four blocks for erase oper- ations. there are two 4k word parameter block sections: the boot block and the main memory array block. the typical number of program and erase cycles is in excess of 10,000 cycles. the optional 8k word boot block section includes a repro- gramming lockout feature to provide data integrity. this feature is enabled by a command sequence. once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. the boot sector is designed to con- tain user secure code. the byte pin controls whether the device data i/o pins operate in the byte or word configuration. if the byte pin is set at a logic ? 1 ? or left open, the device is in word configu- ration; i/o0 - i/o15 are active and controlled by ce and oe . if the byte pin is set at logic ? 0 ? , the device is in byte con- figuration, and only data i/o pins i/o0 - i/o7 are active and controlled by ce and oe . the data i/o pins i/o8 - i/o14 are tri-stated and the i/o15 pin is used as an input for the lsb (a-1) address function. block diagram device operation read: the at49f2048a is accessed like an eprom. when ce and oe are low and we is high, the data stored at the memory location determined by the address pins is asserted on the outputs. the outputs are put in the high- impedance state whenever ce or oe is high. this dual line control gives designers flexibility in preventing bus contention. command sequences: when the device is first pow- ered on, it will be reset to the read or standby mode, depending upon the state of the control line inputs. in order to perform other device functions, a series of command sequences are entered into the device. the command sequences are shown in the command definitions table (i/o8 - i/o15 are don ? t care inputs for the command codes). the command sequences are written by applying a low pulse on the we or ce input with ce or we low (respec- tively) and oe high. the address is latched on the falling edge of ce or we , whichever occurs last. the data is latched by the first rising edge of ce or we . standard microprocessor write timings are used. the address loca- tions used in the command sequences are not affected by entering the command sequences. reset: a reset input pin is provided to ease some sys- tem applications. when reset is at a logic high level, the device is in its standard operating mode. a low level on the reset input halts the present device operation and puts the outputs of the device in a high impedance state. when a high level is reasserted on the reset pin, the device 112 4 4 04000 03fff 03000 02fff
at49f2048a 3 returns to the read or standby mode, depending upon the state of the control inputs. by applying a 12v 0.5v input signal to the reset pin, the boot block array can be repro- grammed even if the boot block program lockout feature has been enabled (see boot block programming lockout override section). erasure: before a byte or word can be reprogrammed, it must be erased. the erased state of the memory bits is a logic ? 1 ? . the entire device can be erased at one time by using a 6-byte software code. after the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. the maximum time needed to erase the whole chip is t ec . chip erase: the entire device can be erased at one time by using the 6-byte chip erase software code. after the chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. the maximum time to erase the chip is t ec . if the boot block lockout has been enabled, the chip erase will not erase the data in the boot block; it will erase the main memory block and the parameter blocks only. after the chip erase, the device will return to the read or standby mode. sector erase: as an alternative to a full chip erase, the device is organized into four sectors that can be individually erased. there are two 4k word parameter block sections: one boot block, and the main memory array block. the sector erase command is a six-bus cycle operation. the sector address is latched on the falling we edge of the sixth cycle while the 30h data input command is latched at the rising edge of we . the sector erase starts after the ris- ing edge of we of the sixth cycle. the erase operation is internally controlled; it will automatically time to completion. whenever the main memory block is erased and repro- grammed, the two parameter blocks should be erased and reprogrammed before the main memory block is erased again. whenever a parameter block is erased and repro- grammed, the other parameter block should be erased and reprogrammed before the first parameter block is erased again. whenever the boot block is erased and repro- grammed, the main memory block and the parameter blocks should be erased and reprogrammed before the boot block is erased again. byte/word programming: once a memory block is erased, it is programmed (to a logic ? 0 ? ) on a byte-by-byte or word-by-word basis. programming is accomplished via the internal device command register and is a four-bus cycle operation. the device will automatically generate the required internal program pulses. any commands written to the chip during the embedded programming cycle will be ignored. if a hardware reset hap- pens during programming, the data at the location being programmed will be corrupted. please note that a data ? 0 ? cannot be programmed back to a ? 1 ? ; only erase operations can convert ? 0 ? s to ? 1 ? s. programming is completed after the specified t bp cycle time. the data polling feature may also be used to indicate the end of a program cycle. boot block programming lockout: the device has one designated block that has a programming lockout feature. this feature prevents programming of data in the designated block once the feature has been enabled. the size of the block is 8k words. this block, referred to as the boot block, can contain secure code that is used to bring up the system. enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. this feature does not have to be acti- vated; the boot block ? s usage as a write-protected region is optional to the user. the address range of the boot block is 00000h to 01fffh. once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5v or less are used. data in the main memory block can still be changed through the regular programming method. to activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. please refer to the command definitions table. boot block lockout detection: a software method is available to determine if programming of the boot block section is locked out. when the device is in the soft- ware product identification mode (see software product identification entry and exit sections) a read from address location 00002h will show if programming the boot block is locked out. if the data on i/o0 is low, the boot block can be programmed; if the data on i/o0 is high, the program lock- out feature has been enabled and the block cannot be pro- grammed. the software product identification exit code should be used to return to standard operation. boot block programming lockout override: the user can override the boot block programming lockout by taking the reset pin to 12 volts during the entire chip erase, sector erase or word programming operation. when the reset pin is brought back to ttl levels, the boot block programming lockout feature is again active. product identification: the product identification mode identifies the device and manufacturer as atmel. it may be accessed by hardware or software operation. the hardware operation mode can be used by an external pro- grammer to identify the correct programming algorithm for the atmel product. for details, see ? operating modes ? on page 5 (for hard- ware operation) or ? software product identification entry/exit ? on page 10. the manufacturer and device codes are the same for both modes. data polling: the at49f2048a features data polling to indicate the end of a program cycle. during a program
4 at49f2048a 1159f ? 04/01 cycle, an attempted read of the last byte loaded will result in the complement of the loaded data on i/o7. once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. during a chip or sec- tor erase operation, an attempt to read the device will give a ? 0 ? on i/o7. once the program or erase cycle has com- pleted, true data will be read from the device. data polling may begin at any time during the program cycle. toggle bit: in addition to data polling, the at49f2048a provides another method for determining the end of a pro- gram or erase cycle. during a program or erase operation, successive attempts to read data from the device will result in i/o6 toggling between one and zero. once the program cycle has completed, i/o6 will stop toggling and valid data will be read. examining the toggle bit may begin at any time during a program cycle. hardware data protection: hardware features protect against inadvertent programs to the at49f2048a in the following ways: (a) v cc sense: if v cc is below 3.8v (typ- ical), the program function is inhibited. (b) v cc power-on delay: once v cc has reached the v cc sense level, the device will automatically time-out 10 ms (typical) before programming. (c) program inhibit: holding any one of oe low, ce high or we high inhibits program cycles. (d) noise filter: pulses of less than 15 ns (typical) on the we or ce inputs will not initiate a program cycle. notes: 1. the data format in each bus cycle is as follows: i/o15 - i/o8 (don't care); i/o7 - i/o0 (hex). the address format in each bus cycle is as follows: a15 - a0 (hex), a-1 and a15 - a16 (don ? t care). 2. the 8k word boot sector has the address range 00000h to 01fffh. 3. either one of the product id exit commands can be used. 4. sa = sector addresses: (a16-a0) sa = 01xxx for boot block sa = 02xxx for parameter block 1 sa = 03xxx for parameter block 2 sa = 1fxxx for main memory array command definition (in hex) (1) command sequence bus cycles 1st bus cycle 2nd bus cycle 3rd bus cycle 4th bus cycle 5th bus cycle 6th bus cycle addr data addr data addr data addr data addr data addr data read 1 addr d out chip erase 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 5555 10 sector erase 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 sa (4) 30 word program 4 5555 aa 2aaa 55 5555 a0 addr d in boot block lockout (2) 6 5555 aa 2aaa 55 5555 80 5555 aa 2aaa 55 5555 40 product id entry 3 5555 aa 2aaa 55 5555 90 product id exit (3) 3 5555 aa 2aaa 55 5555 f0 product id exit (3) 1 xxxx f0 absolute maximum ratings* temperature under bias ................................ -55 c to +125 c *notice: stresses beyond those listed under ? absolute maximum ratings ? may cause permanent dam- age to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. storage temperature ..................................... -65 c to +150 c all input voltages (including nc pins) with respect to ground ...................................-0.6v to +6.25v all output voltages with respect to ground .............................-0.6v to v cc + 0.6v voltage on oe with respect to ground ...................................-0.6v to +13.5v
5 at49f2048a 1159f ? 04/01 notes: 1. x can be v il or v ih . 2. refer to ac programming waveforms. 3. v h = 12.0v 0.5v. 4. manufacturer code: 001fh, device code: 0082h 5. see details under software product identification entry/exit. note: 1. in the erase mode, i cc is 90 ma. dc and ac operating range at49f2048a-70 at49f2048a-90 operating temperature (case) com. 0 c - 70 c0 c - 70 c ind. -40 c - 85 c-40 c - 85 c v cc power supply 5v 10% 5v 10% operating modes mode ce oe we reset ai i/o read v il v il v ih v ih ai d out program/erase (2) v il v ih v il v ih ai d in standby/write inhibit v ih x (1) xv ih x high-z program inhibit x x v ih v ih program inhibit x v il xv ih output disable x v ih xv ih high-z reset x x x v il x high-z product identification hardware v il v il v ih v ih a1 - a16 = vil, a9 = v h , (3) a0 = v il manufacturer code (4) a1 - a16 = v il , a9 = v h , (3) a0 = v ih device code (4) software (5) v ih a0 = vil, a1 - a16 = v il manufacturer code (4) a0 = v ih , a1 - a16 = v il device code (4) dc characteristics symbol parameter condition min max units i li input load current v in = 0v to v cc 10.0 a i lo output leakage current v i/o = 0v to v cc 10.0 a i sb1 v cc standby current cmos ce = v cc - 0.3v to v cc 100.0 a i sb2 v cc standby current ttl ce = 2.0v to v cc 3.0 ma i cc (1) v cc active current f = 5 mhz; i out = 0 ma 50.0 ma v il input low voltage 0.8 v v ih input high voltage 2.0 v v ol output low voltage i ol = 2.1 ma 0.45 v v oh1 output high voltage i oh = -400 a 2.4 v v oh2 output high voltage cmos i oh = -100 a; v cc = 4.5v 4.2 v
6 at49f2048a ac read waveforms (1)(2)(3)(4) notes: 1. ce may be delayed up to t acc - t ce after the address transition without impact on t acc . 2. oe may be delayed up to t ce - t oe after the falling edge of ce without impact on t ce or by t acc - t oe after an address change without impact on t acc . 3. t df is specified from oe or ce , whichever occurs first (cl = 5 pf). 4. this parameter is characterized and is not 100% tested. ac read characteristics symbol parameter at49f2048a-70 at49f2048a-90 units min max min max t acc address to output delay 70 90 ns t ce (1) ce to output delay 70 90 ns t oe (2) oe to output delay 30 0 30 ns t df (3)(4) ce or oe to output float 0 25 0 25 ns t oh output hold from oe , ce or address, whichever occurred first 00ns address output high z output oe ce t acc t oe t df t oh t ce valid address valid note: 1. this parameter is characterized and is not 100% tested. pin capacitance (f = 1 mhz, t = 25 c) (1) typ max units conditions c in 46 pf v in = 0v c out 812 pf v out = 0v output test load 30 input test waveforms and measurement level t r , t f < 5 ns
at49f2048a 7 ac byte/word load waveforms we controlled ce controlled ac word load characteristics symbol parameter min max units t as , t oes address, oe setup time 0 ns t ah address hold time 50 ns t cs chip select setup time 0 ns t ch chip select hold time 0 ns t wp write pulse width (we or ce )50ns t ds data setup time 50 ns t dh , t oeh data, oe hold time 0 ns t wph write pulse width high 40 ns address ce data in we t wp t wph t ah oe t oes t as t oeh t ch t cs t ds t dh address we data in ce t wp t wph t ah oe t oes t as t oeh t ch t cs t ds t dh
8 at49f2048a program cycle waveforms sector or chip erase cycle waveforms notes: 1. oe must be high only when we and ce are both low. 2. for chip erase, the address should be 5555. for sector erase, the address depends on what sector is to be erased. (see note 4 under command definitions.) 3. for chip erase, the data should be 10h, and for sector erase, the data should be 30h. program cycle characteristics symbol parameter min max units t bp byte/word programming time 50 s t as address setup time 0 ns t ah address hold time 50 ns t ds data setup time 50 ns t dh data hold time 0 ns t wp write pulse width 50 ns t wph write pulse width high 40 ns t ec erase cycle time 5 seconds ce we data a0-a16 t bp t ah oe t as t wph t ds t dh t wp 5555 2aaa 5555 aa 55 a0 address program cycle input data 5555 aa ce we data a0-a16 t ah oe t as t wph t ds t dh t wp 5555 2aaa 5555 aa 55 80 5555 2aaa note 2 aa 55 note 3 byte/ word 0 byte/ word 1 byte/ word 2 byte/ word 3 byte/ word 4 byte/ word 5 t ec (1)
9 at49f2048a 1159f ? 04/01 notes: 1. these parameters are characterized and not 100% tested. 2. see t oe spec in ? ac read characteristics ? on page 6. data polling waveforms notes: 1. these parameters are characterized and not 100% tested. 2. see t oe spec in ? ac read characteristics ? on page 6. toggle bit waveforms (1)(2)(3) notes: 1. toggling either oe or ce or both oe and ce will operate toggle bit. the t oehp specification must be met by the toggling input(s). 2. beginning and ending state of i/o6 will vary. 3. any address location may be used but the address should not vary. data polling characteristics (1) symbol parameter min typ max units t dh data hold time 10 ns t oeh oe hold time 10 ns t oe oe to output delay (2) ns t wr write recovery time 0 ns toggle bit characteristics (1) symbol parameter min typ max units t dh data hold time 10 ns t oeh oe hold time 10 ns t oe oe to output delay (2) ns t oehp oe high pulse 150 ns t wr write recovery time 0 ns ce oe i/o7 t oe we t dh an t oeh t wr a0-a16 an an an an high z ce oe i/o6 t oe we t dh t oehp high z t oeh t wr
10 at49f2048a software product identification entry (1) software product identification exit (1)(6) notes: 1. data format: i/o15 - i/o8 (don ? t care); i/o7 - i/o0 (hex) address format: a15 - a0 (hex); a-1 and a15 - a16 (don ? t care). 2. a1 - a16 = v il . manufacturer code is read for a0 = v il ; device code is read for a0 = v ih . 3. the device does not remain in identification mode if powered down. 4. the device returns to standard operation mode. 5. manufacturer code: 001fh device code: 0082h 6. either one of the product id exit commands can be used. boot block lockout enable algorithm (1) notes: 1. data format: i/o15 - i/o8 (don ? t care); i/o7 - i/o0 (hex) address format: a15 - a0 (hex); a-1 and a15 - a16 (don ? t care). 2. boot block lockout feature enabled. load data aa to address 5555 load data 55 to address 2aaa load data 90 to address 5555 enter product identification mode (2)(3)(5) load data aa to address 5555 load data 55 to address 2aaa load data f0 to address 5555 exit product identification mode (4) or load data f0 to any address exit product identification mode (4) load data aa to address 5555 load data 55 to address 2aaa load data 80 to address 5555 load data aa to address 5555 load data 55 to address 2aaa load data 40 to address 5555 pause 1 second
11 at49f2048a 1159f ? 04/01 ordering information t acc (ns) i cc (ma) ordering code package operation range active standby 70 50 0.3 at49f2048a-70rc at49f2048a-70tc 44r 48t commercial (0 to 70 c) 50 0.3 at49f2048a-70ri at49f2048a-70ti 44r 48t industrial (-40 to 85 c) 90 50 0.3 at49f2048a-90rc at49f2048a-90tc 44r 48t commercial (0 to 70 c) 50 0.3 AT49F2048A-90RI at49f2048a-90ti 44r 48t industrial (-40 to 85 c) package type 44r 44-lead, 0.525" wide, plastic gull wing small outline package (soic/sop) 48t 48-lead, thin small outline package (tsop)
packaging information 12 at49f2048a 1159f ? 04/01 *controlling dimension: millimeters 44r , 44-lead, 0.525" wide, plastic gull wing small outline (soic) dimensions in inches and (millimeters) 48t , 48-lead, plastic thin small outline package (tsop) dimensions in millimeters and (inches) * jedec outline mo-142 dd
? atmel corporation 2001. atmel corporation makes no warranty for the use of its products, other than those expressly contained in the company ? s standard warranty which is detailed in atmel ? s terms and conditions located on the company ? s web site. the company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without n otice, and does not make any commitment to update the information contained herein. no licenses to patents or other intellectual property of at mel are granted by the company in connection with the sale of atmel products, expressly or by implication. atmel ? s products are not authorized for use as critical components in life support devices or systems. atmel headquarters atmel operations corporate headquarters 2325 orchard parkway san jose, ca 95131 tel (408) 441-0311 fax (408) 487-2600 europe atmel sarl route des arsenaux 41 casa postale 80 ch-1705 fribourg switzerland tel (41) 26-426-5555 fax (41) 26-426-5500 asia atmel asia, ltd. room 1219 chinachem golden plaza 77 mody road tsimhatsui east kowloon hong kong tel (852) 2721-9778 fax (852) 2722-1369 japan atmel japan k.k. 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel (81) 3-3523-3551 fax (81) 3-3523-7581 atmel colorado springs 1150 e. cheyenne mtn. blvd. colorado springs, co 80906 tel (719) 576-3300 fax (719) 540-1759 atmel rousset zone industrielle 13106 rousset cedex france tel (33) 4-4253-6000 fax (33) 4-4253-6001 atmel smart card ics scottish enterprise technology park east kilbride, scotland g75 0qr tel (44) 1355-357-000 fax (44) 1355-242-743 atmel grenoble avenue de rochepleine bp 123 38521 saint-egreve cedex france tel (33) 4-7658-3000 fax (33) 4-7658-3480 fax-on-demand north america: 1-(800) 292-8635 international: 1-(408) 441-0732 e-mail literature@atmel.com web site http://www.atmel.com bbs 1-(408) 436-4309 printed on recycled paper. 1159f ? 04/01/xm at m e l ? , cache logic ? , avr studio ? are the registered trademarks of atmel corporation; fpslic, freeram and hdlplanner are the trademarks of atmel corporation. other terms and product names may be the trademark of others.

▲Up To Search▲

Price & Availability of AT49F2048A-90RI

	To Download AT49F2048A-90RI Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .